


Fig. 1 Prior Art




COEV-BET CETOCA

D 7/074864 PCT/US99/10002


O CHAPTER 1: INTRODUCING THE DIGITAL COMMUNICATIONS PROCESSOR

Company Confidential Preliminary Draft

Figure 1 DCP-T Block Diagram



ř.y. 3



D9674864 D33001 System Interface Config. Global Config Regs. 519 Local Hemory BME Memory 513 Buffer status 515 Mail hoxes 511 PME Local Memory 507 Queue Status 504 FA Local News 4505 501(15) Memory 501(3) 504 501(2) cluster fon Mamory 503(0) Channel 207(0.19) 501(1) Processor Lo colmemony 501601

321

Fig. S


		DNEN			
Event }	Patascope event		(:	(232(8)	
. ()	Cen'l event 1+95630			···	ì
	CycleCounterura				
	Event Timer 629				!
	Quevestolus 621			-	:
	50 P Mode 627				
	CP Node 625		•		
	TXSAPCTL 615		•		\
•	RXSDP CTL 413				1
	SONET OURTHOUGH	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		
; !	Ring bus control 12295.617		* ***		
	(012(1)		-	Dutus	n Ao
()	RUCB (12(0)			Datasa 625(c	3)
6115	610(1)	,	Tusto	f., e 1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	WrCB 610(0)		TX SIQ		(Tx Dala)
	(e24(1)		Merge		Scope 641
			feqs-	403i	
		_/	Rx Statu	€ 635c.	γ , Γ
	Pada Scope Regs 62 ((C))		RYCBG	33(:)	(Ry Data)
	1: -7 - 302 (00)	_ ·	vegs-	+	643
<i>((2)</i>			1, 4,		

11(i) =1q.C

Company Confidential Preliminary Draft

Data flow in the DCP 1 -- 15

Figure 2 DCP 1 Receive Thread of Execution Flowchart



701

1.19

rocker, heavy

07/67/86/ PCT/US99/10002

6 CHAPTER 1: INTRODUCING THE DIGITAL COMMUNICATIONS PROCESSOR

Gempany Confidential

Figure 3 DCP-1 Transmit Execution Thread Flowchart




Fig.8

09/67486F PCT/US99/10002


(235) L5: LØ BUSY Q411 (235)

	•
BTAG 913	
OFFSET 931	
AU INR EVY OWN 929 1927 925 921	
SAPSTEOP BOTH	RXCBCTL913
Leugth 911	
Buffer Hool No 909	
DMEN OULAUDE 907	• .
Ty Rey Addr. 905	
RxRey Addr. 903	
DMEN Byte addr 901	
I	•

633


Fig. 9

TOOKY TOOL TOOL




0/10/10

DOEZ + BB + . DE HOOL




1.75.1

nosytast namont



7.6.7.7



19.13

COMPAGE CULTOCA

07/674864 CTAISOOM 0002

Company Confidential Preliminary Draft **CP Instruction Memory**

2

CP Instruction Memory

Each channel shares access to a 16kB IMEM among a cluster of four adjacent CPs as shown in Figure 7. The IMEM is configured as four sub-arrays, with each CP in the cluster given access to the arrays, one per cycle, in fixed round-robin order. With this simple interleaved scheme, the four adjacent RCs can access this memory at nearly full bandwidth.


When adjacent channels are configured to handle similar communication protocols, the large shared memory can contain both channel-specific code and cluster-shared code such as exception routines.

At initialization time, the 16kB array can be divided so that each CP gets a dedicated 4kB sub-array. This array allocation removes all CP contention for IMEM (but also removes the opportunity to share code among CPs). The memory configuration options result in roughly the CPRC performance shown in Table 6-1 for non-blocking code. The optimized column means that the compiler has placed code such that the branch target address bits \$3:2> equal the branch fall through address bits \$3:2> CPRC instruction references outside of the shared local memory space are not supported.

Table 3 Channel RISC Core Instruction Execution Efficiency

IPC	IPC optimized	CP IMEM configuration
.85	.90	4 CPs sharing 16kB
.95	N/A	each CP accessing a single 4kB sub-array

- Figure 7 Local and Shared Memory in a Channel Cluster




Fog. 14

509

ISEV4ES4.CIESCI


5/2/


OSEZHEEH ..OZZOO1



2 14 14

19674864.OISOOI






oserte, oset

		37EFL 1409£178		
Fabric Heador 1403 Frame Header 1808	payload 1807			

Fobric Forme 1901




Figure 12 Two DCP-1 Application



When more than two DCP-1s are required in a system, a switching fabric is utilized. The switching solution has two or more FP type ports and provides a mechanism for switching cell- or packet based data from one DCP-1 to another. An homogenous, multi-DCP-1 application is shown in Figure 13.

Figure 13 Multiple DCPs with Switching Fabric



1901

Fig. 19

DOBY FOST. O'S TOOL

1905

ngsytast.cazool

Figure 14 Heterogeneous DCP-1 Switching Application

Memory





Fig. 20

09/674864 PCT/US99/10002

OSSY4854.03301

A/9# 7125 -2124 TP 2101(Q) Alq. Desc. 2123 VTNS 2127 A19 51259 TP2101(1) 209 LinkTuble 2107 LT6 2111 (2106) L1X 2104 TP 2101(7) Dato Table 2117 Enfort Link Info 2115 - DIX DTE 2119 マル (2106) Data 2121 14EY 2120 207 Fig. 21 2119

roez-u-as-u-as-a-a



COBY + COLUMNIA COLUM


Algo# 2125 7 ACR - 3 2301(1) ACRS 2301 231(3 307CP 5031161) BADDA サカ 2341 (23) PT# 2343 2127 UTCRS 2341 Message Info 2321 mcr. 1 Processing Info 2327 Rer wet 2329 7205 HASHE 7331 Hash code 2323(i) 2215


Fcg.23

coev-met.czaca

_	Command	Command ID	Return Data	Description]
u {	Write(vtable#, index, mask. data, offset, length)	0x2	None	Write data into a virtual table at index.	~2401
	Read(vtable#, index, offset, length)	0x3	Data	Reads data from a virtual table.	~ 2403
	Find(alg#, key)	0x6	Physical Table, Index, Error	Finds a <i>key</i> using <i>alg#</i> . Sets Ring Bus Error Flag if <i>key</i> is not found.	~2405
(ک	FindW(alg#, key, data, offset, length)	0x4	Pass/Fail, Index, Error	Writes data into a table using a key. Sets Ring Bus Error Flag if the key is not found.	~2407
L	FindR(alg#, key, data, offset, length)	0x5	Pass/Fail, Index, data	Reads length dwords of data from a vtable# using a key at offset dwords. Sets Ring Bus Error Flag if the key is not found.	2409
ر ک	XOR(vtable#, Index, data/pcrc, offset, mask, crc, last)	0x1	None or CRC in CRC mode.	XORs up to a 32 bit value to offset. Only masks of up to four consecutive bytes are valid. A special mode exists for CRC calculations.	241
	Add(vtable#, index, data, offset, mask)	0x7	None	Adds up to a 32-bit value to offset. Only masks of up to four consecutive bytes are valid.	2413
5	WriteReg(reg_addr, data)	0x0,0x10	None	Write data to TLE register at reg_addr.	2415
1427}	ReadReg(reg_addr, data)	0x0,0x11	Data	Read data from TLE register at reg_addr.	2417
_	Echo(data)	0x0,0x04	Data	Returns data from TLE. For test purposes.	-2419
	Nop()	0x0,0x05	None	Inserts a NOP into the TLE pipe.	2420

F19.24





F19.26

DSSY +854 . OSSOCI





Fig. 27


09/67484 PCT/US99/10002

2705240728042811 2813 2816 28032 M TY LEN SED Dest | SRC Data 2817 Ruig bus message 2801

DOGF-DOF-DUUCL



3003 3005 3007 3009
CPT T# DI OP Queue
Quoice Ival, Addr. 3001 ,3015 ,3017 ,3019
Descr. Descr Descr.
Configure Queve Write Luta 3013
3023
3021
Descriptor 2172?
Unicost Euqueue Dala
10W QW QL 3027 3029
>3025
Unico st depuene data 3003 3003 3007 3009
CNT THIP T CW QUEL
Multicost Buqueue Iusti Addr. 3031
2913 MCU 3023 3039
Descriptor 2173 3
Fig.30 Multicust Evqueue Dula 30/47



311(b)

2115

3115

DR 3111(12)

DR 3111(c)

3212

3214

3 111(c.)

Unicast Queue 215(i) DP 3111(a) Q12 3103(1)

DR 3203 705E MCLR 3123 Muticost LIST 3201

MCLR 303(1) 3209 5213 MCLR 3123(5)

3211

0 R 3111(les)

53115

OR 3111(C)

Unicast Queue 215(j)

Fig. 32

PR 3103(1)

PCT/US99/10002

COEVERT DESCO

Queve#	3203	[] QPTR 3301
MATR	3205	-15
	3203	7
	3205	3301
NXTMCLE	2 3213	
MCLR312	3	




Fig. 33






Fig. 34

F19.35



External Tuterfoce 3501



Scheduler External Interface 3507 35/47

09/0748/04 PCT/US99/10002

```
TOOETHARTZOOL
```

```
3405-C1k
                                   DCP
                                            SCHED
                 - D_Flow_Ctrl
- S_Flow_Ctrl
                                 3 DCP
                                        -> SCHED
                                   DCP <-
                                            SCHED ; If = 0, the Scheduler can
                                                   ; accept at least one descriptor.
                                            SCHED ; If = 1, the Scheduler has at
                                                   ; least one descriptor to transfer.
         3413
                                 2
                                   DCP
                                         -> SCHED
                  Command Data
                                16
                                   DCP <-> SCHED
3511
                  Cmd_Parity
                                   DCP <-> SCHED
3509
                  Descript Data 32
                                   DCP <-> SCHED
                  Data_Parity
                                1
                                   DCP <-> SCHED
                                58
                      Total
         3507
```

First Command Code 3415


Destination DCP Processor Number 3617

5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0


3514

Fig. 36.





3701: 2 2-cycle wessoges



3705: 24-cycle wessages

Fig. 37





Fig. 38

OSETHEEK DESOCA



Dayload bus Buffer veod/write Command 3901


<u> </u>	/		/	17 39		
CUT	T#	BT BOOL IN	CMA	POOL	BTAG	3911

Payload bus BTAG command 3915

Fug. 39

PCT/US99/10002

DOGF4864.CIECO1




09/6748/df

COSYFORK.CHICAL

PTOS 4101
BTAG and Buffer Pools 4103
XB Dules Memory 4105
Translation Tables 4107
Podiet processor cook and Dala 4109
Memory Config. Info 4111


229

Freg. (1)



Ringbus Node Interfoce 4201

Fig. 42



1403 As seen By Inch. Device	7 3 4	0hh-	7 3	11,2,3,4,0	
4307,4309 Short -0.75 4313 { 4311 { 4321 {		RO 42 CP 17,17 7	ACR AD 1777 AD AD AD		
4319 { Louce Ops 4313 {		44 17 R9 RA GR		DA 449	
4427 \ 4321 \\ 4321 \\ 4319 \\			KQ	DA D	
4401 Tug. 44					

DOEY +864 . O S S O C 1

PCT/US99/10002

		¥	\sim	4	ų ·	
	- + "					
Devised 4502	m .		3	-		
मं	4_	₹	GLEVED			
اهرا			7	Eved		
الم	-	(Chr. 4		PLE	23	
	15_	りかって	450	<u>a</u>	77	
	ا ا	たわかっと	opp of sas	1	- Shh	
- 1	~	र ~ath h	t	1 1 1 1 1 1 1	A ~ Shh	
1	9 -	5cnn-12	7	4	Think washing with the state of	
į	<u> </u>	winh-15	!	Even 4507 pe OBB 4504	1Ehn-2	
	~	15nh ~ 8	Even 4503	503		
	~		20	77		
			1	200		
	.9		GL	12		
		43.18	7			
	Cycles	43215	25.00	43093	102h	
	3		<u>,</u> ਹ			7
		2060 Bus	<u> </u>	•	FIE Dodybod 317	15 La. 45
		enti) od 0) 0			2 0.0 1	

DSEV4854 "OSEV1

09/674864

in Purpose | RMII | OC-3 | DS1 | DS3 | GMII (Tx) | GMII (Rx) | TBI (Rx) | OC-12

Pin	Purpose	RMII	OC-3	DS1	DS3	GMII (Tx)	GMII (Rx)	TBI (Tx)	TBI (Rx)	OC-12
CPO_C	Oulcix	REF_CLK	RCLK_H	TCLK	>2C7X	ICLK	nc	TCLK) זונ	TCLK
,,	l inclk	CRS_DV	RCLK_L	RCLK	RCLK	CRS	nc	1	nc	1CLK1
2	data	IOIOXTI	H_OXT	TDATA	ATAGT	INDIO	nc	TXD[0]	l nc	1XD(0)
	data	TXO(1)	TKO_L	1xFrame) TxFrame	TXO(11	nc	TXO[1]	, nc	TXD(1)
	data	RXD(0)	RXO_H	RDATA	ROATA	TXD(2)	nc	TXD[2]	nc	(TXD[2)
	data	[RXD[1]	RXD_L	AxFrame	RxFrame	(TXDI3)	nc	(E)OXT	nc	TXD13)
	data	TX_EN	I SIGNAL_DET	1	(TX_EN	nc	(TXO(B)	i nc	1
CP1_0	(outclk	REF_CLK	(RCLX_H	TCLK	TCLK	}		7	}	1
	inclk	CRS_DV	RCLK, L	RCLK	RCLK	COL	nc		1	1
	i data	TXD[0]	H QXT	TDATA	TDATA	TXD[4]	nc	TXD(4)	nc	TXD[4]
	data	(TXD(1)	TXD L	TxFrame	TxFrame	(Z)C(XT)	nc	ראסאד) nc	TXD(5)
.'	data	RXD(0)	PXD H	ROATA	RDATA	[1XD(6)	nc	TXD(6)	nc	(TXD(6)
	data	(r)CIXR	RXD L	Rxframe	RxFrame	ן דאסנדו	nc	TXDIT	nc	(TXO(7)
	data	TX_EN	SIGNAL_DET			TX, ER	nc	TXD(9)) nc	!
CP2_0) outclk	REF_CLK	RCLK_H	TCLK	TCLX	1	1	1	Ţ	1
_ :	inclk	CRS_DV	RCLK_L	RCLK	RCLK	nc	RCLK	nc	RCLK	RCLK
	2 Gata	(O)CXT	TXD_H	TDATA	TDATA	nc	RXD[0]	nc	RXDIOI	1 RXD[0]
	data	TIOXT	(LXD)T	TxFrame	Txfeame	iuc	RXD[1]	nc	RXO(11	(RXD[1)
	data	RXDIGI	RXD_H	RDATA	RDATA	nc	(RXDI2)	nc	(RXD(2)	[RXD(2]
_ :	data	RXO(II	(RXO_L	RxFrame	RxFrame	inc	RXD[3]	nc	RXD(3)	[E]CIXR
	data	TX_EN	SIGNAL DET	1	T	nc	RX_DV]	I RXD(81	FP
CF3_0) i outcik	REF_CLK	RCLK_H	TCLK	TCLK			1	\	1
-) indk	CRS. DV	RCLK_L	RCLK	RCLK	1		nc	RCLKN	<u>.</u>
	data	(TXD(0)	TXD_H	TOATA	TOATA	ne	RXD[4]	пс	(RXD[4]	RXD[4]
	data	TXD[1]	LXO_r	Txframe	1 xī rame	Inc	RXD(5)	nc	RXD(5)	RXDISI
	data	RXD(0)	RXD_H	RDATA	RDATA	inc	RXD[6]	nc	RXD(6)	RXD[6]
	5 i data	RXD[1]	RXD_L	RxFrame	Rxframe	Inc	RXD[7]	nc	RXD[7]	I RXD(7)
	data	TX, EN	SIGNAL_DET	7		inc	RX_ER	nc	(PXDIP)	LOCKDET

F19.46

4601

DOEY LEGILOSEOS

470

DOETHOGH .OTTOOL

F19.47